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Abstract—This paper proposes a new single input multiple 
output power supply by integrating a flyback converter and 
several buck converters. The flyback converter works as the 
main regulator, and the buck converters provide series voltage 
compensation with the aim of tight regulation. A time 
multiplexing switching scheme is proposed to deliver multiple 
output voltage levels via a two winding transformer and to 
eliminate the cross regulation between output channels. This 
configuration reduces the size of flyback transformer and filter 
capacitors, and consequently improves the overall form factor. 
A detailed steady state analysis is conducted on the circuit to 
obtain the design criteria.  A three output channel power 
supply is designed and the effectiveness of the proposed 
configuration is validated via simulation with a 
MATLAB/Simscape model. Simulation results also 
demonstrate satisfactory transient response to load changes. 
Keywords—Flyback Converter, SIMO Topology, Power 
Supply, Series Compensation 
I. INTRODUCTION 
Application of multiple output dc-dc converters in many 
fields such as military, biomedical, energy harvesting, 
renewable energies and electric vehicles (EVs), are in high 
demand. EV is a good example which employs different 
loads with different voltage levels including electrical motor, 
lighting, air conditioning etc. A simple, compact and 
efficient converter that can satisfy different load conditions 
is the basic requirement in designing multiple output dc-dc 
converters. Conventionally, N independent single output 
converters have been adopted to supply N different loads. 
Although the scheme is simple and effective, it usually 
comes with higher form factor and cost, especially when 
galvanic isolation is required.  The purpose for creating 
isolation is to ensure safety and to avoid operation 
interruption from fault conditions, and to enable different 
ground potentials for two or more electric circuits. Boost, 
buck, buck-boost and cuk converters all yield non-isolated 
converter topologies. On the other hand, half-bridge, full-
bridge, push-pull, forward, and flyback converters yield 
isolated converter topologies. Since every isolated converter 
employs switching mode power supply (SMPS) transformer 
which is bulky and expensive, using N separate single output 
isolated converters would further increase the cost and size. 
A flyback converter is a feasible choice in low power 
applications due to its simple structure, achievable 
buck/boost voltage and easy implementation for multiple 
outputs. In Fig. 1, either output can be set as “master” by 
connecting it to the feedback sensing circuit (e.g., output 2), 
and the other one(s) are “slave” by adjusting the winding turn 
ratio (see [1] and [2]). However, differences in leakage 
inductances raise cross-regulation issue and increase the 
output errors. In industry applications, all outputs are sensed 
and the regulator control is based on a combination of the 
feedback loops. None of the outputs will be as well-regulated 
as the scheme where the main output has its own feedback. 
Therefore the total output error is nearly a constant and the 
error only shifts among  outputs [1]. In [3-8], secondary side 
post regulator and low drop-out, post regulator are adopted 
to address the cross-regulation problem. Although the linear 
regulator schemes are satisfactory for tight regulation, they 
suffer from low efficiency because of the voltage drop across 
the regulator and they have limited application for low 
current carrying outputs. In [9-12], a magnetic amplifier is 
utilized to address cross regulation. However, leakage 
inductance and saturated inductance still affect the boundary 
lines and a minimum load is required to maintain the 
regulation. 
 
Fig. 1. Typical regulated flyback converter 
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      Further efforts have been devoted in [13-18] to mitigate 
the cross regulation, where the need for multiple linear 
regulators at high load current and high frequency would 
deteriorate the efficiency and increase the control 
complexity.  
This paper proposes a new single input multiple output 
power supply by integrating a flyback converter and several 
buck converters. The flyback converter works as the main 
regulator, and the buck converters provide series voltage 
compensation with the aim of tight regulation. A time 
multiplexing switching scheme is proposed to deliver 
multiple output voltage levels via a two winding transformer 
and to eliminate the cross regulation between output 
channels. This configuration reduces the size of flyback 
transformer and filter capacitors, and consequently improves 
the overall form factor. A three output channel power supply 
is designed and the effectiveness of the proposed 
configuration is validated via simulation with a 
MATLAB/Simscape model. Simulation results also 
demonstrate satisfactory transient response to load changes.  
II. CONFIGURATION DERIVATION 
The time multiplex switching scheme applied in a boost 
converter in [19-21] will be adopted to regulate output 
voltages of flyback converter. An isolation switch is required 
for each channel which operates at a lower switching 
frequency than the main switch of the boost converter and 
isolates the corresponding output from other channels, 
during charging periods. Since the control scheme only lets 
one output capacitor to be charged at a time, each channel 
can be regulated independently,  and operates at different 
load conditions (voltage and current) or different modes of 
operation (CCM or DCM). The drawback of this method 
appears when the number of output channels or load current 
is increased, as greater output capacitances are required to 
maintain the output voltage deviation within an acceptable 
range. To address this problem, a flyback-based SIMO 
converter is proposed in this work, which also provides 
galvanic isolation. Isolation is beneficial and required in 
many applications, e.g. EV. 
 
In addition, it allows a low power buck converter to be 
added in series with the flyback converter for the purpose of 
voltage compensation. 
The proposed multiple output power supply circuit is 
shown in Fig. 2. As compared with conventional multiple 
output power supply circuit, the primary and secondary 
windings are sufficient to provide multiple output voltages.  
In fact, the form factor can be improved by removing the 
tertiary and quaternary windings which are essential for a 
typical triple output power supply. Instead, an isolation 
switch (Q1, Q2) is added to implement the time multiplex 
switching scheme. The low power buck converters in series 
with the flyback converter will be discussed later. The timing 
scheme is illustrated in Fig. 3. The name of switching signals 
are the same as that for the corresponding MOSFET, with 
lower case initial letter. The switching frequency (Fs) of the 
flyback and the buck converters’ main switches (QN, Qb1 and 
Qb2) are equal and is set such that  Fs is higher than the 
switching frequency of the isolation switches (Fo). A proper 
Fo is chosen based on a trade-off between switching loss, 
output capacitor size and transient response of flyback 
converter. In Fig. 3, the switching time period To=1/Fo is 
equally divided into N intervals, (N is the number of output 
channels) and each interval assigned to one output channel. 
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Fig.2. Timing diagram of proposed SIMO power supply  Fig. 2. Topology of proposed SIMO power supply Fig. 3. Timing diagram of proposed power supply 
ON-time interval of the nth isolation switch’s switching 
signal (qn) is set to Tn=To*(βn /N) and with a time shifting of 
Tshf =To*(n-1)/N, where n is the number of output channel 
and βn is always less than one for the purpose of dead time 
logic. It is critical for decoupling the operation of the 
multiple outputs, to allow the secondary charging current of 
the transformer reaching zero before the next output channel 
starts to conduct. In this work, the required time for the 
secondary charging current of the transformer to reach zero 
is called charging current reset time (t14 and t24). For this 
purpose, first the time interval that the main switch (QN) can 
regulate an output channel should be adjusted, which could 
be considered as Tno= To*(βno/N). Note that Tn is always 
greater than Tno, since the flyback transformer stores energy 
when the switch QN is ON and delivers energy to the load 
when this switch is OFF. By this timing scheme, the flyback 
converter regulates an output channel during Tno and the 
stored energy is transferred to the load during Tn. Thus, for a 
double output configuration the flyback converter regulates 
each channel within about half of To, and then the channel 
will be disconnected from the flyback converter. Without 
series compensation the load is driven for this time interval 
solely by the output capacitor (Con). This means that the 
output capacitor should be large enough to drive the load for 
the rest of the time interval which is TBn=(N-βn)*(To/N). The 
required capacitance can be calculated as follow: 
𝐶௢௡ = ൬
𝑁 − 1
𝑁 ൰ .
𝐼௢௡
𝐹௢. ∆𝑉௢௡                                                        (1) 
Where Ion is the nth channel load current and ∆𝑉௢௡ is the 
limit of output voltage deviation of the nth channel. The only 
parameter in (1) that limits the capacitor size is Fo. With 
increased number of outputs (N), load current (Ion) and for 
the applications that require tight regulation (∆𝑉௢௡), normally 
1% of rated output voltage, Fo should be increased. The slew 
rate of the flyback converter would limit the highest 
achievable isolation switching frequency (Fo), otherwise the 
cross-regulation problem would arise. The highest 
achievable isolation switching frequency depends on the 
switching frequency (Fs) of the flyback converter. Higher Fs 
results in increased transformer loss and in practice it is 
limited within 100-500kHz. The highest achievable isolation 
switching frequency is reduced to 15-45kHz by many 
factors, including the number of output channels, the turn 
ON and OFF time of output channels, the time that should 
be saved for the secondary winding current to reach zero for 
each channel before starting the regulation of the next 
channel, and more importantly,  the time that the flyback 
converter needs to regulate one output channel during an 
ON-time interval (Tn), which is at least 5-10 times of 
converter switching period (Ts=1/Fs). Consequently, a 
conventional topology without series compensation will be 
limited to applications with low current, high voltage and 
low number of output channels. The proposed topology in 
Fig. 2 can address the aforementioned issues, by employing 
the buck converters in series with output capacitors (Con), 
which has been made possible due to the galvanic isolation 
of flyback converter. The input voltage of the buck 
converters is set to 1V, which means that it can compensate 
a maximal voltage drop of 1V. The voltage and current 
waveforms of the buck converter will be presented in 
simulation results section. It will be shown that the power 
consumption of the buck converters on average is about 1/30 
of the value of the flyback converter, making on-chip 
implementation of the buck converters possible. When the 
flyback converter regulates one output channel during its 
charging time interval, the inductor of the corresponding 
buck converter is shorted out by QLn and the switching signal 
of the buck converter is deactivated. Once the flyback 
converter is connected to the next output channel, the series 
compensation starts to operate and stays high for TBn. This 
strategy is effective for tight regulation applications.  As 
compared to previous configurations, smaller output 
capacitor can be adopted, and the power supply is regulated 
or compensated by closed-loop feedback controller at all 
time. The proposed topology eliminates cross-regulation 
problem, provides independent output control and achieves 
tight regulation for all channels. 
III. THE PRINCPLE OF OPERATIONS 
In this section, the steady state of the proposed SIMO 
power supply with two output channels will be investigated 
in details. The results can be easily extended to a n channel 
topology. For simplicity, all parasitic parameters including 
on-resistance of switches, transformers’ DC resistance and 
equivalent series resistance (ESR) of capacitors are 
disregarded. The timing scheme illustrated in Fig. 3 applies 
to any mode of operation (CCM/DCM). The DCM operation 
will be considered in the following discussion to calculate 
the charging current reset time, which takes greater value for 
DCM. Because of using a two-stage converter, two different 
time scales have been established, which cover operations of 
flyback and buck converters separately. The name of a 
switching signal is the same as that for the  corresponding 
MOSFET, with lower case initial letter. Fig. 4 shows the 
equivalent circuit of the proposed SIMO power supply at 
different time intervals. In what follows, the principle of 
operations within To will be described in detail by using 
several equivalent circuits. 
Time interval 1 (0 ~ To/N) : 
In this time interval, when channel 1 is regulated by the 
flyback converter, its series buck converter is OFF to allow 
Cb1 be discharged by contributing to channel 1 regulation. To 
analyze the regulation of channel 1, some sub-intervals are 
established to cover all states of operation. 
Time span t11=d11Ts: 
During this time span, Qn is closed, the energy is stored 
in the transformer (Lm), diode D1 is reverse biased, Q1 is 
closed, QL1 has shorted out the inductor of the buck converter 
and Qb1 and Db1 are open. Note that diode DL1 has been 
adopted to avoid unintentional current draw from MOSFET 
QL1 ‘s body diode.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4. Equivalent circuits of proposed SIMO power supply in time interval 1 
 
In steady state, we have [15]: 
𝐼ଵ =
−𝐼ଶ
𝑎 = 0                                                                                   (2) 
∆𝐼௅௠ = 𝐼௅௠(೘ೌೣ) = 𝐼௦ =
𝑉௜௡
𝐿௠ 𝑑ଵଵ𝑇௦                                              (3) 
𝑀௏஽஼ =
𝑉௢ଵ
𝑉௜௡ =
𝑑ଵଵ
𝑎𝑑ଵଶ                                                                       (4) Where  a is the transformer turn ratio, d11 is the duty cycle of 
the flyback converter for channel 1 and d12Ts is the time needed 
for I2 to reach zero. 
Time span t12=d12Ts: 
By sending turn-OFF signal to Qn, diode D1 starts to conduct 
in this time span. Q1 stays closed and  allows the stored energy 
in Lm to be transferred to the load. The equations for the current 
are given as below [22]: 
        𝐼ଶ = −𝑎𝐼ଵ = 𝑎𝐼௅௠ 
= −𝑎
ଶ𝑉௢ଵ
𝐿௠ (𝑡 − 𝑑ଵଵ𝑇௦) +
𝑎𝑉௜௡𝑑ଵଵ
𝐹௦𝐿௠                 (5) Thus: 
𝐼ଶ(௠௔௫) =
𝑎𝑉௜௡𝑑ଵଵ
𝐹௦𝐿௠                                                                          (6) Using (3), the dc current is computed as:    
𝐼௢ଵ =
1
𝑇 න 𝐼ଶ𝑑𝑡 =
்
଴
1
𝑇 න 𝐼ଶ𝑑𝑡 =
(ௗభభାௗభమ) ೞ்
ௗభభ ೞ்
𝑑ଵଵ𝑎∆𝑖௅௠
2  
= 𝑎𝑑ଵଵ𝑑ଵଶ𝑉௜௡2𝐹௦𝐿௠ =
𝑉௢ଵ
𝑅௅ଵ               (7) It yields 
𝑉௢ଵ
𝑉௜௡ =
𝑎𝑑ଵଵ𝑑ଵଶ𝑅௅ଵ
2𝐹௦𝐿௠                                                                          (8) 
  
Combining (6) and (8), we obtain 
𝑑ଵଵ = ൬
𝑉௢ଵ
𝑉௜௡ ൰ ඨ
2𝐹௦𝐿௠
𝑅௅ଵ                                                                     (9) 
𝑑ଵଶ = ඨ
2𝐹௦𝐿௠
𝑎ଶ𝑅௅ଵ                                                                              (10) 
Substituting (10) in (5),  
𝐼ଶ(௠௔௫) = 𝑎𝑉௢ଵඨ
2
𝐹௦𝐿௠𝑅௅ଵ                                                          (11) 
Time span t13=(1-d11- d12)Ts: 
When Qn and D1 are open, the secondary charging current I2 
is zero and Co1 supplies the load. The length of this time span is 
(1-d11-d12)Ts . At the end of this time span, one switching period 
of the flyback converter is completed. Completion of time 
interval T1 occurs after repeating time spans t11, t12 and t13 for 
Nitr=T1/Ts cycles. 
Time span t14: 
Time span t14 is actually the charging current reset time, 
which should be calculated based on the maximum secondary 
charging current (I2(max)). The worst scenario happens when Tn0 
is ended at the instant when I2 reaches its maximum value I2(max). 
Note that because of the delay in microcontroller control path or 
other components delay, adjusting Tn0 for a specific level of I2 
(e.g. zero current) could be a tedious task which may vary by the 
time. According to (10), t14 can be computed as, 
𝑡ଵସ = ඨ
2𝐿௠
𝑎ଶ𝑅௅ଵ𝐹௦                                                                           (12) 
Time span t15: 
Although dead time period is a short time span, it is critical 
to prevent cross-regulation and short circuit among output 
capacitors. During this time span, Qn is open to turn OFF the 
flyback converter, Q1 and Q2 are open to disconnect channels 
from each other and the flyback converter. When the output 
capacitor of channel 1 is  disconnected from the converters, the 
series connection of Co1 and Cb1 supply energy to the load. Here 
Tn and Tn0 can be computed as follows: 
𝑇ଵ =
𝑇௢
𝑁 − 𝑡ଵହ =
𝛽ଵ𝑇௢
𝑁                                                                  (13) 
𝑇ଵ௢ = 𝑇ଵ − 𝑡ଵସ =
𝛽ଵ௢𝑇௢
𝑁                                                              (14) While considerable computation is required on precise 
timing scheme to properly control the flyback converter, the 
buck converter only needs to be turned ON once the flyback 
converter is disconnected from a channel. Although 
simultaneous operation of the flyback and buck converter of the 
same channel would not cause any problem, the optimum series 
compensation turn-ON timing would be after time span tn5. The 
only requirement for tight regulation of channel 2, is to allow 
Cb2 be discharged during the turn-ON time interval of its flyback 
converter (Tn), so that Cb2 gets maximum voltage increase during 
the turn-ON time interval of buck converter (TBn). Hence, as long 
as Cb2 is charged during TBn, the voltage decay of Co2 would be 
compensated and the load voltage (Vo1) would stay tightly 
regulated. Step-down topology for compensator converter along 
with its 1v input power supply limit the voltage range of Cb2 
between 0-1V. Therefore, the buck converter would never cause 
over-regulation, specifically when the voltage decrease of Co2 
during TBn is always in effect. Channel 2 is compensated 
throughout T1 by the series buck converter. Q2 is open to 
disconnect the flyback converter from channel 2, while QL1 is 
open to allow the buck converter to work in normal operation by 
proper switching of Qb2 and Db2. To avoid injection of 
undesirable current harmonics, both converters work with the 
same switching frequency  Fs.  
Time interval 2 (To/N ~ 2To/N) : 
In this time interval, channel 1 is compensated by its series 
buck converter and channel 2 is regulated by the flyback 
converter. The operation of the proposed SIMO power supply 
during this time interval is similar to that during time Interval 1 
and the corresponding time spans t11, t12, t13, t14 and t15. All 
presented equations and timing scheme for channel 1’s flyback 
converter and channel 2’s buck converter within time interval 1, 
can be adapted for channel 2’s flyback converter and channel 1’s 
buck converter, respectively. Equations for the flyback 
converter, which regulates channel 1 in the previous time 
interval, can be modified based on channel 2’s circuit 
parameters. 
IV. CIRCUIT DESIGN 
 In order to verify the proposed method, a triple output power 
supply with input voltage of 28V and rated output voltages of 
15V, 18V and 30V is designed and simulated to yield 1A rated 
current for all channels. The voltage levels are adopted so that 
the flyback converter works in both step down and step up 
operations. The key parameters of the power supply circuit are 
provided in table I. The switching frequency of the flyback 
converter is set to 500kHz to limit the ripple voltage, which is 
given by [22]: 
𝑉ோ௜௣௣௟௘ =
𝑟஼𝑎𝐷𝑉௜௡
𝐹௦𝐿௠                                                                       (15) Where rc is the ESR of the output capacitors. The output 
frequency is selected so that it provides sufficient time to 
regulate the output voltage. For a triple output channel power 
supply we have: 
𝑇ଵ ≈
𝐹௦
3𝐹௢ .
1
𝐹௦ =
500
75 . 𝑇௦ ≈ 7𝑇௦                                             (16) 
Therefore, the flyback converter should regulate each 
channel within seven switching cycles. From (1), the output 
capacitor of channel 3 (30V) to achieve 1% load regulation 
without series compensation is found to be:  
𝐶௢ଵ = ൬
2
3൰ ൬
1
25𝑒3 × 0.01 × 30൰ = 88𝜇𝐹                              (17) 
With series compensation, this capacitance is decreased by 
about one fourth and is selected as 25μF. The magnetizing 
inductance of the flyback transformer is preferred to be designed 
for CCM operation, since it has lower peak current and 
consequently lower output voltage spikes.  According to [15], 
minimum Lm can be designed for the minimum output voltage, 
which is 15V, as follow:  
𝐿௠(௠௜௡) =
𝑎ଶ𝑉௢(1 − 𝐷௠௜௡)ଶ
2𝐹௦𝐼ை =
15(1 − 0.39)ଶ
2 × 500𝑒3 × 1 = 5.6𝜇𝐻 (18) 
The switching frequency of the buck converters is the same 
as that of the flyback converter to avoid EMI issue. The inductor 
of buck converter is designed as 2μH for CCM operation to 
minimize current spike and to limit the output voltage ripple. It 
was shown in [23] that a simple integral control can achieve 
practical global stability for general dc-dc converters. Hence, in 
the proposed control scheme for buck converters, the integration  
 
 
 
 
of the output voltage is used for feedback control. Simulation 
results in the next section illustrates that the maximum buck 
filter capacitor of 30μF attains 1% voltage regulation. 
Considering the rated buck output voltage of 1V, on-chip 
implementation of the series compensator could be achieved. 
Peak current mode control is employed to regulate the outputs 
of flyback converter. The peak current mode control has faster 
transient response and higher gain bandwidth as compared with 
voltage mode control, which is critical for the adopted time 
multiplexing switching scheme.  
V. SIMULATION RESULTS 
A model for the power supply designed in the previous section 
is simulated with MATLAB/Simscape, which is shown in Fig. 
5. Fig. 6 illustrates the expanded view of channel 1. In order to 
investigate the response of the power supply to the change of 
load,  a  cyclic  load  is  incorporated  in  the  model  of  Fig. 6, 
 
  
 
consisting of a controlled dc current source and a control signal. 
In Fig. 5, an energy regenerative snubber is used to handle the 
leakage inductance which causes high voltage spikes that may 
damage Qn when it is turned OFF.  In Fig. 6, a synchronous buck 
converter is employed to improve the overall efficiency of the 
power supply circuit. PWM1 is the switching signal for the first 
channel isolation switch, which is also applied on QL1 to short 
out the buck inductor during the flyback operation interval.  The 
inverted signal of PWM1 is sent to the buck converter controller 
to virtually turn it OFF. Fig. 7 shows the start-up response of all 
channels, each carrying a 1A load current. The output voltage 
ripple for each channel is less than 1%, achieved with output 
capacitances about one fourth of the conventional design. The 
output voltage range at steady state for the three channels are  
CH1=(14.91-15.13V), CH2= (17.88-18.16V) and CH3= (29.73-
30.18V).   
 
Fig. 6. Expanded view of channel 1 
Fig. 5. Block diagram of the proposed power supply 
Fig. 7. Start-up response of the proposed power supply 
Operations of the flyback and the buck converters are 
illustrated in the close-up view of Fig. 7. The thicker lines 
correspond to the flyback converter operation, due to the leakage 
inductance of the transformer. The smoother lines correspond to 
the operation of the buck converters. It can be seen that the third 
channel receives the highest compensation and the first channel 
receives the least. Fig. 8.a. depicts that the maximum series 
compensation of the first channel, inserts about 0.75V to the 
output capacitor, and keeps the load voltage regulated within 
1%. According to (1) the channel with the smaller output voltage 
deviation requires higher compensation. While channel 1 is 
expected to have the highest compensation, it receives less 
inserted series voltage compared with other channels. On the 
other hand, the third channel, with the highest output voltage and 
the least voltage compensation requirement, receives the highest 
inserted series voltage of 0.935V. This is because the flyback 
output capacitor of the first channel is designed relatively larger, 
hence the buck converter takes the smaller portion of load 
regulation to stay within the desired regulation range. On the 
contrary, the buck converter of the third channel provides more 
voltage compensation, since a relatively smaller filter capacitor 
in the flyback converter demands more contribution from series 
compensation. Fig. 9 depicts the response of output voltages to 
the change of load, where the value of the cyclic load is 100mA 
for 𝑡 ∈ ሾ0,0.006];  -100mA for 𝑡 ∈ (0.006,0.012] and repeated 
periodically. The voltage responses in the figure demonstrate 
robust stability and desired transient response in following the 
reference signal. The output voltage ranges after 20% load 
change are CH1=(14.38-15.63V), CH2=(17.29-18.72V) and 
CH3=(28.93-31.05V). In other words, both the undershoots and 
the overshoots are kept within 4% for all channels. The 
regulation time for the output voltages to return within the 1% 
range, after a load change, is 1.75ms, 1.51ms and 1.15ms, 
respectively, for the 3 channels. The steady state input current of 
the buck converter for the first channel is depicted in Fig. 10. 
The maximum input current is 2.4A and its RMS value is 
0.8072A.  
 
 Fig. 8. Output voltage of buck converters (a)CH1 (b)CH2 (c)CH3 
Fig. 9. Response of the power supply to 20% load change 
Fig. 10. Input current of channel 1’s buck converter 
(a) 
(b) 
(c) 
Thus, the ratio between the first channel buck converter’s 
input power and its rated power is: 
𝑃஻ଵ
𝑃ைଵ =
𝑉஻(௜௡)𝐼஻ଵ(௥௠௦)
𝑉ைଵ𝐼ைଵ =
1 × 0.8072
15 × 1 ≈
1
19                             (19) 
The corresponding ratio for the second and the third channels 
are even less; 
𝑃஻ଶ
𝑃ைଶ =
𝑉஻(௜௡)𝐼஻ଶ(௥௠௦)
𝑉ைଶ𝐼ைଶ =
1 × 0.7621
18 × 1 ≈
1
24                             (20) 
𝑃஻ଷ
𝑃ைଷ =
𝑉஻(௜௡)𝐼஻ଷ(௥௠௦)
𝑉ைଷ𝐼ைଷ =
1 × 0.7452
30 × 1 ≈
1
40                             (21) 
The ratio between the total power consumed by the buck 
converters and the rated power of the power supply is: 
𝑃஻(்௢௧௔௟)
𝑃ை(்௢௧௔௟) = ෍
𝑉஻௡𝐼஻௡
𝑉ை௡𝐼ை௡
ଷ
௡ୀଵ
= 2.3463 ≈
1
27                                     (22) 
The total power consumed by the buck converters shows that 
the implementation of series compensator circuit would not 
change significantly the form factor of the power supply. All 
buck converters’ components can be integrated on-chip, except 
for the inductors. However, using off-chip inductors for the buck 
converters become less of a concern in the presence of a bulky 
flyback transformer. 
VI. CONCLUSION 
A novel multiple channel power supply is proposed in this 
paper by adding series compensation to a flyback converter 
configuration. Owing to the employed switching time scheme, 
one two-winding transformer suffices for a multiple output 
configuration. This technique achieved independent output 
control for each channel, eliminated cross regulation problem, 
reduced flyback filter capacitor size and yields tight regulation 
and fast transient response. The regulation error has been 
reduced to less than 1% with flyback capacitor size about one 
fourth of that in the conventional topologies. With all the desired 
performances, the proposed power supply circuit has smaller 
form factor due to low power consumption and low voltage rate 
of the compensator circuits. 
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